Positive and negative Coulomb drag in vertically integrated
  one-dimensional quantum wires by Laroche, D. et al.
Positive and negative Coulomb drag in vertically-integrated one-dimensional quantum
wires
D. Laroche1,2, G. Gervais1, M.P. Lilly2,∗ and J.L. Reno2
1Department of Physics, McGill University, Montreal, H3A 2T8, CANADA
2Center for Integrated Nanotechnologies, Sandia National Laboratories, Albuquerque, NM 87185 USA and
∗ e-mail : mplilly@sandia.gov
Nature Nanotechnology 6, 793 - 797 (2011). Published online: 30 October 2011.
http://www.nature.com/nnano/journal/v6/n12/full/nnano.2011.182.html
Electron interactions in and between wires
become increasingly complex and important as
circuits are scaled to nanometre sizes, or em-
ploy reduced-dimensional conductors1 like carbon
nanotubes2–6, nanowires7–10 and gated high mo-
bility 2D electron systems11–13. This is because
the screening of the long-range Coulomb poten-
tial of individual carriers is weakened in these
systems, which can lead to phenomenon such as
Coulomb drag: a current in one wire induces a
voltage in a second wire through Coulomb in-
teractions alone. Previous experiments have ob-
served electron drag in wires separated by a soft
electrostatic barrier >∼ 80 nm12. Here, we mea-
sure both positive and negative drag between ad-
jacent vertical quantum wires that are separated
by ∼ 15 nm and have independent contacts, which
allows their electron densities to be tuned in-
dependently. We map out the drag signal ver-
sus the number of electron subbands occupied
in each wire, and interpret the results in terms
of momentum-transfer and charge-fluctuation in-
duced transport models. For wires of significantly
different subband occupancies, the positive drag
effect can be as large as 25%.
Our report addresses the fundamental issues as to what
one might expect when coupling quantum circuits in close
proximity at the nanoscale. As the transport channel
size is reduced towards the one-dimensional limit, charge
flow across the channel becomes increasingly dominated
by quantum processes. Due to the long-range nature of
the Coulomb potential, coupling two quantum circuits
in close proximity (separated by a hard barrier of width
d) may have profound effects on the current flow and
on the equilibrium charge distribution in one wire when
current is driven in another wire. First, when d is only
a few nanometres, tunneling may occur between the two
circuits and induce a current. This tunneling current is
strongly suppressed with increasing d. Even after tunnel-
ing becomes negligible, a non-zero potential across one
circuit may appear when current flows in the second cir-
cuit as a result of Coulomb interactions. This resulting
‘drag signal’ depends critically on the inter-circuit sepa-
ration, the electronic wire density, and electron-electron
interactions in the wire. We have fabricated a device that
allows for a large degree of electrical control and tunabil-
ity between two one-dimensional (1D) quantum circuits,
thereby providing us with the platform to study in detail
the Coulomb drag signal emanating between two quan-
tum wires separated by only a few tens of nanometre.
The ability to independently control the density of each
component in a quantum circuit is an important asset
needed to thoroughly characterize the interactions be-
tween closely spaced low-dimensional structures. Designs
allowing such independent characterization have suc-
cessfully been implemented in electron-electron14, hole-
hole15 and electron-hole16 bilayer systems and have led to
a great understanding of the interaction mechanisms in
two dimensions. Several experiments have been realized
in strongly coupled one-dimensional systems consisting
of carbon nanotubes4–6, nanowires8,10 or quantum wires
networks coupled vertically13,17,18 or laterally11,12. How-
ever, with the exception of laterally coupled quantum
wires, none of these one-dimensional networks have been
realized with independent electrical contacts and inde-
pendently tunable density allowing for the measurement
of each system component. This is in contrast to our
vertically-coupled electrical design where each wire has
its own ohmic contacts and capacitively coupled gates.
There are two distinct approaches that can be taken
when designing quantum wires coupled by proximity.
The first approach is to couple the wires laterally using an
electrostatic gate to separate both circuits. Such design
allows fabrication of a quantum structures with indepen-
dent contacts and tunable density, as first demonstrated
by Debray et al.11, and subsequently by Yamamoto et
al.12 The depth of 2D systems in GaAs heterostructures
(typically 80 nm or greater) and the fringing fields of
surface defined gates impose that the effective barrier
between lateral one-dimensional circuits are soft and are
no less than 80 nm. Thus, in order to construct coupled
circuits in the 10 nm range, one must couple the circuits
vertically. In this design, a hard barrier is introduced
during the material growth process, allowing coupling
electrical circuits over distances of only a few nanome-
tres. The price to pay in this approach is the complex
fabrication process19 required for defining quantum wires
with independent electrical contacts, as sketched in Fig.
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FIG. 1: Schematics of the fabrication process of the
vertically-coupled quantum circuits. a) Diagram of the
double quantum wires device subsequent to mesa etching, and
to Ge-Au-Ni-Au ohmic contacts deposition and annealing.
For visibility purposes, the scale bar in the x-y direction (50
µm) is dramatically larger than the one in the z-direction (1.5
µm). b) Diagram showing the deposited upper pinch-off and
plunger Ti-Au gates. The off-mesa section of the gates is pat-
terned using photo-lithography while electron-beam lithog-
raphy is used to define the on-mesa gates. c) Diagram af-
ter the epoxy-bond-and-stop-etch (EBASE) procedure. Note
that due to a flipping process following the new substrate
bonding, the upper 2DEG is now at the bottom. Similarly,
the upper gates are now buried between the mesa and the
epoxied GaAs. The original substrate has been lapped and
etched down to ∼ 300 nm. d) Diagram showing the final
layout of the double quantum wires device after an Al2O3 in-
sulating layer is deposited, vias are etched through the device
to connect the upper gates and the ohmic contacts to the sur-
face, and another set of Ti-Au split gates is deposited. More
details are presented in the methods section.
1a-d.
Fig. 2a shows a schematic of the interacting region of
such a device. This design was modified from previous
work13 so as to enable the measurement of both wires in-
dividually, simultaneously and independently. Applying
a suitable voltage on the gates selectively depletes the
two-dimensional electron gases (2DEGs) such that two
independently contacted quantum wires are created, as
shown in Fig. 2b and Fig. 2d. In this regime, only 1D
regions are vertically coupled and parasitic 2D coupling
is minimized. A scanning electron microscope picture of
the device is shown in Fig. 2c where ∼ 4.0 µm long and
∼ 0.5 µm wide wires are observed. It is important for
the alignment between the upper and the lower gates to
be lesser than, or equal to 30 nm in the direction per-
pendicular to the wires to ensure a sub 50 nm effective
center-to-center distance between the wires. For the de-
vice presented here, this alignment error was less than
25 nm, leading to an effective center-to-center distance
between the wires bounded between 33 nm and 41 nm.
Finally, the accuracy of the alignment in the direction
parallel to the wires is not as crucial as it only affects the
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FIG. 2: Split gates design generating the double quan-
tum wire structure. a) Schematic of the active part of the
double quantum wires device. The EBASE process causes
the lower gates and the lower 2DEG to be above the upper
gates and 2DEG. b) Schematic of the active part of the de-
vice when a suitable bias is applied on all four split gates,
effectively coupling both circuits solely through one dimen-
sional regions. The T-shaped pinch-off gates are simultane-
ously adjusted to deplete their respective 2DEG, effectively
preventing any current flow in the section of the layer under-
neath (above) the lower wire (upper wire) and creating two
independently contacted 2DEGs. Using the plunger gates,
two quantum wires are then formed. c) Scanning electron
microscope picture of the device. The lower plunger (LPL)
and pinch-off gates are visible on the surface of the device. d)
Zoom-in on the interacting region of the device. More details
are presented in the methods section.
1D-1D interacting length, which is determined to be 2.8
µm long in this device.
Fig. 3 shows the evolution of the conductance at a
temperature of 0.33 K in each quantum wire as a function
of gate voltage. Fig. 3a was taken at a fixed UPL = -0.23
V where both wires have almost identical 1D subband
occupancies for a given LPL voltage. For a fixed UPL =
-0.34 V, the wires subband occupancies differ greatly, as
depicted in Fig. 3b. These measurements demonstrate
that our design allows control of the number of occupied
subbands in each circuit.
In the ballistic regime, electron transmission is unhin-
dered and
∑N
i=1 Ti = N in the quantum transport con-
ductance G = 2e
2
h
∑N
i=1 Ti, while an increase in scat-
tering along the wire causes
∑N
i=1 Ti < N in the non-
ballistic regime. The wires presented here are in the
non-ballistic regime and the spacing between the con-
ductance plateau features is less than 2e
2
h . Correcting for
the contact resistance by subtracting a series resistance
to the quantum wires yields an even conductance spacing
between the plateau-like features, albeit one smaller than
2e2
h , as shown in Fig. 3a and 3b. A 1.25 kΩ (5.00 kΩ)
contact resistance was subtracted from the lower (upper)
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FIG. 3: Characterization of the non-ballistic quan-
tum wires. Conductance (gray) and corrected conductance
(black) in the lower wire (left-axis) and in the upper wire (blue
and dark blue curve respectively, right-axis) as a function of
LPL voltage for a) fixed UPL = -0.23 V and similar subband
occupancies in both wires, and b) fixed UPL = -0.34 V and
significantly different subband occupancies in both wires. For
the corrected conductance, 1.25 kΩ (5.00 kΩ) series resistance
was subtracted from the lower (upper) wire conductance. c)
Derivative of the lower wire conductance as a function of LPL
voltage. Conductance plateau-like features appear as black
and blue stripes in the figure.
wire conductance. This higher value of the contact re-
sistance is due to partial depletion of the upper 2DEG
when the gates are biased for the drag measurement (see
Methods). An even conductance spacing of plateau-like
features at values lower than 2e
2
h in quasi one-dimensional
structures was previously observed20 and has been found
not to affect the 1D nature of the quantum wires. We
also show in Fig 3c the derivative of the conductance
of the lower wire as a function of LPL voltage. Plateau-
like features are observed when the derivative approaches
zero, appearing as black and blue stripes in this mapping.
This tracking of the plateau-like features, combined with
their even conductance spacing, strongly supports the
existence of well-defined one-dimensional subbands.
Coupling two independent electrical circuits by prox-
imity may lead to signals in one circuit whose origin
emanates entirely from the neighboring circuit such as
Coulomb drag. To measure this drag effect, a current
Idrive is set in one of the (drive) circuits. Under the
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FIG. 4: Drag resistance of the coupled quantum cir-
cuits. a) The drag resistance (red curve, left-axis) is shown
as a function of LPL voltage along with the conductance in
the drive wire (gray curve, right-axis) and in the drag wire
(blue curve, right-axis) for fixed UPL = -0.23 V. The presence
of peaks in the drag resistance concomitant with the opening
of 1D channels in either wire is highlighted by doted lines. b)
Temperature dependence of the Coulomb drag signal at the
peak of the positive drag regime (black curve) and in the high-
density negative drag regime (blue curve). c) Drag voltage
as a function of the drive current for the low-density negative
drag regime, the positive drag regime and the high-density re-
entrant negative drag regime. In all three regimes, the drag
voltage is linear with drive current for eVdrive/Kb <∼ 3K. The
current used for the drag measurement (4.5 nA) was always
within the linear drag regime. d) Drag voltage as a func-
tion of LPL for both positive (black curve) and negative (red
curve) drive currents showing that the signal is independent
of the drive current direction.
condition of no current flow, a voltage Vdrag develops
across the second (drag) circuit, defining a drag resis-
tance RD ≡ −Vdrag/Idrive that is a direct probe of
electron-electron interactions. Coulomb drag is distinct
from rectification and ratchets mechanisms where a volt-
age develops due to a neighboring current flow whose
I-V characteristics are highly non-linear (with respect to
Idrive) and non-symmetric with respect to probe inver-
sion. In contrast, Coulomb drag is an equilibrium phe-
nomena that is linear, invertible with respect to probe
symmetry, mutual, and present in ballistic and non-
ballistic circuits.
The drag resistance measured in our quantum circuit
is shown in Fig. 4a, along with the conductance of
each wire. Coulomb drag peaks are observed concomi-
tant with the opening of 1D subbands in either wire
(see dotted lines in Fig. 4a). Momentum matching be-
tween both wires can explain the presence of the pos-
itive drag peaks when the wires have similar subband
occupancies11, but an enhancement of the electron-hole
asymmetry as 1D channels open in the quantum wires21,
appears more probable to explain the presence of pos-
4itive peaks when the wires have different subband oc-
cupancies. In addition, negative Coulomb drag is ob-
served in two clearly distinct regimes : one at low elec-
tronic density when the drag wire is close to or beyond
depletion, and one at higher electronic density when
Ndrag > 1. Negative Coulomb drag has been previ-
ously observed at low density (i.e. for N < 1 in both
wires)12 and attributed to one-dimensional Wigner crys-
tallization. While Wigner crystallization could explain
the low-density negative drag reported in this Letter, it
cannot explain the high-density negative drag. Negative
Coulomb drag has been predicted to occur following a
charge-fluctuation induced Coulomb drag model in asym-
metric mesoscopic circuits21,22, but more work is required
to assess its consistency over the whole space-phase of 1D
Coulomb drag.
We show in Fig. 4b the temperature dependence be-
tween ∼ 0.4K and ∼ 6K in both the high-density nega-
tive drag and the positive drag regimes. In either case,
the drag resistance shows no saturation down to the low-
est temperature probed in this experiment, confirming
the thermal equilibrium of the electrons in the quantum
wires with the apparatus. The re-entrant negative drag
signal disappears at T ∼ 1.2K, which is consistent with
the system leaving the mesoscopic regime as the temper-
ature length LT = h¯vF /kBT is lowered from ∼ 5.5µm
at 0.33 K to ∼ 1.5µm at 1.2 K, and becomes shorter
than the system size. Fig. 4c and 4d show the linearity
of the drag voltage with drive current (for small enough
drive voltages, i.e. empirically for eVdrive/Kb <∼ 3K) and
the probe symmetry of the drag signal, confirming that
the signals observed are consistent with Coulomb drag.
For wires with a similar subband occupancy presented
in Fig. 4a, the drag effect is ∼ 2% of the drive volt-
age value. However, in wires with significantly different
subband occupancy, this effect can be as large as 25%.
Coulomb drag between nanoelectronic circuits will be-
come increasingly important as nano-circuitry becomes
coupled by proximity. As nanostructure cross-sections
become comparable to the 3D screening length, the ef-
fective 1D screening length is expected to become large1.
Using typical doping values for silicon nanowires23, the
bulk Thomas-Fermi screening length λf =
√
Ef
6pie2n ,
where e is the electron change, n is the electron density,
 is the silicon dielectric constant and Ef is the Fermi
energy, is estimated to be ∼ 4 nm. Therefore, as
nanowire diameter approaches this length scale, the
previously screened Coulomb interactions will induce
Coulomb drag signals in circuit elements located in
close proximity. This drag effect is found to be as large
as 25% of the drive voltage value, or up to 10µV, for
the structures presented in this Letter, which is far
from negligible. An understanding of one-dimensional
Coulomb drag phenomenon in model systems such as
quantum wires will ultimately prove to be an essential
asset to understand the coupling between independently
addressed conductors at the nanoscale, for example
coupled nanowires for nanoprocessing24.
Methods
Device fabrication
The wires are patterned on a n-doped GaAs/AlGaAs
electron bilayer heterostructure where two 18 nm
wide quantum wells are separated by a 15 nm wide
Al0.3Ga0.7As barrier. After a mesa-structure is wet-
etched using phosphoric acid into the double quantum
well heterostrocture, Ge-Au-Ni-Au ohmic contacts are
deposited on the structure (Fig. 1a). Following an
annealing at 420◦C for 60 seconds, a set of two Ti-Au
split-gates, consisting of a T-shaped pinch-off gate
and of a plunger gate, is defined on the surface of
the heterostructure. The off-mesa patterning is defined
using photo-lithography while electron-beam lithography
is used to pattern the gates on-mesa (Fig 1b). The
thickness of the gates is 160 nm off-mesa and 60 nm
on-mesa. A set of four alignment marks is also patterned
simultaneously to the patterning of the e-beam lithog-
raphy defined top gates. These marks are used to align
the lower gates to the upper ones. Once the upper side
processing is completed, bare GaAs is glued on top of the
substrate and the sample is flipped, mechanically lapped
and chemically etched until the lower 2DEG is only ∼
150 nm away from the lower surface (which is now on top
of the device, as show in Fig. 1c), following an EBASE
technique19. Two stop-etch layers are incorporated in
the original heterostructure : a larger AlGaAs stop-etch
layer and a thinner GaAs stop-etch layer. The AlGaAs
stop-etch layer purpose is to flatten out the unevenness
arising from the lapping process during the subsequent
citric wet-etching. Indeed, the citric acid etch rate is
greatly reduced in AlGaAs compared to GaAs, allowing
to smooth the surface of the device after the mechanical
lapping. After the citric etch, the remainder of the
AlGaAs stop-etch layer is etched using hydrofluoric
acid, leaving only the thin GaAs stop-etc layer, which
is grown to prevent over-etching during the hydrofluoric
etch. To ensure that no off-mesa leakage occurs between
the upper and the lower gates, a thin 60 nm layer
of Al2O3 is deposited on the top of the device using
atomic layer deposition. Using phosphoric acid, vias
are then etched through the surface to enable electrical
connection to the ohmic contacts and to the upper split
gates on the buried surface of the device. Finally, using
a combination of photolithography and electron-beam
lithography, another set of two Ti-Au spit gates is
defined on the lower-side of the sample and aligned
with the upper gates using the previously deposited
alignment marks buried underneath the surface. It is
possible to observe these marks using a SEM or an
e-beam lithography tool with an accelerated voltage
greater than or equal to 30 keV, and therefore precisely
align the lower and the upper gates. The end result is
presented in Fig. 1d.
5Device operation
The pinch-off gates are first adjusted such that they
principally deplete the 2DEG closest to them. While
each pinch-off gate can deplete both 2DEGs for suffi-
ciently large applied negative voltage, a 0.3 V (0.15 V)
wide plateau (where the conductance across the device
is roughly constant) is observed when sweeping the
upper (lower) pinch-off gate. On this plateau, the 2DEG
closest to the gate is fully depleted whereas the other
one is only partially depleted. For the device presented
in this Letter, the lower gates create a larger partial
depletion than the upper gates, causing the contact
resistance to the upper wire to be larger than the contact
resistance of the lower wire. The positioning within the
plateaus is adjusted such that the tunneling resistance
between both layers is larger than 25 MΩ. In such
experimental configuration, there is minimal tunneling
between the upper and the lower layer contacts. Indeed,
the depletion mechanism of the pinch-off gates results
in a coupling of each side of the device to a single layer,
allowing simultaneous and independent measurement of
both layers, unlike in the device presented by Bielejec
et al.13 Subsequently, adjusting both the lower and the
upper plunger gate voltages allows for the independent
tuning of the subband occupancy in each independent
wire.
Device characterization
Measurements performed on the sample post processing
with the split-gates grounded yielded an electronic
density of 1.1 (1.4) ×1011 cm−2 for the upper (lower)
2DEG, and a combined mobility of 4.0× 105 cm2 / V· s.
Transport measurements on individual quantum wires
were performed in a 3He refrigerator at a temperature
of 330 mK using a constant 50µV excitation at 9 Hz
in the lower wire and at 13 Hz in the upper wire in a
two-contact configuration. The Coulomb drag measure-
ments were performed in a constant current mode where
4.5 nA at 9 Hz was sent through the drive wire. In this
configuration, the out-of-phase current was always much
smaller than the in-phase current.
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